1.
An Area Efficient High speed VLSI Architecture for Scalable InPlace Computation of Real valued FFT. Ind-Am. J Pharm. Bio. Sci. [Internet]. 2022 Mar. 26 [cited 2026 Oct. 24];20(1):1-10. Available from: http://iajpb.org/index.php/iajpb/article/view/99