1.
An Area Efficient High speed VLSI Architecture for Scalable InPlace Computation of Real valued FFT. Ind-Am. J Pharm. Bio. Sci. 2022;20(1):1-10. Accessed October 24, 2026. http://iajpb.org/index.php/iajpb/article/view/99